Display Link Bandwidth Calculator: Pixel Clock, Data Rate and Lane Count (LVDS / eDP)
Pixel clock and data rate for a resolution, bit depth and refresh rate, the lanes needed, and LVDS lane rates.
Display
Results
LVDS (FPD-Link, 7:1 serialisation)
3 data lanes for 18 bpp, 4 for 24 bpp
Pixel clock = width × height × refresh × (1 + blanking). Blanking depends on the timing standard: reduced-blanking timings add a few percent, classic 1080p60 (2200 × 1125 total) adds about 22 % to the active area — use the figure for your panel’s timing. Lanes needed = line rate ÷ per-lane rate, rounded up. LVDS (FPD-Link) sends 7 bits per lane per pixel clock: per-lane serial rate = 7 × pixel clock (per link). Check the panel datasheet for the actual lane count and rate.
For preliminary assessment only — the final decision must follow the manufacturer’s datasheet and the applicable NEC / IEC / UL standards. Results are calculated from the standard formulas stated on this page and are for design estimates only. They are not a rating of any specific part — always confirm current, voltage, temperature and environment limits against the manufacturer’s datasheet for the part you intend to use.
Need help with a connector?
Tell us what you are designing — our engineers can suggest series and second-source options.
← All tools